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Abstract
The discrete cosine transform (DCT) is a widely-used and important signal processing tool employed in a plethora of
applications. Typical fast algorithms for nearly-exact computation of DCT require floating point arithmetic, are multi-
plier intensive, and accumulate round-off errors. Recently proposed fast algorithm arithmetic cosine transform (ACT)
calculates the DCT exactly using only additions and integer constant multiplications, with very low area complexity,
for null mean input sequences. The ACT can also be computed non-exactly for any input sequence, with low area
complexity and low power consumption, utilizing the novel architecture described. However, as a trade-off, the ACT
algorithm requires 10 non-uniformly sampled data points to calculate the 8-point DCT. This requirement can easily
be satisfied for applications dealing with spatial signals such as image sensors and biomedical sensor arrays, by placing
sensor elements in a non-uniform grid. In this work, a hardware architecture for the computation of the null mean ACT
is proposed, followed by a novel architectures that extend the ACT for non-null mean signals. All circuits are physically
implemented and tested using the Xilinx XC6VLX240T FPGA device and synthesized for 45 nm TSMC standard-cell
library for performance assessment.
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1 Introduction
The discrete cosine transform (DCT) was first proposed by
Ahmed et al. in 1974 and published in IEEE Transactions
on Computers [1]. It has since attracted much attention in
the computer engineering community [2, 3, 4, 5]. In partic-
ular, the 8-point DCT and its variants, in the form of fast
algorithms, has been widely adopted in several image and
video coding standards [6] such as JPEG, MPEG-1/2, and
H.261-5 [7]. Some applications which use image and video
compression include automatic surveillance [8], geospatial
remote sensing [9], traffic cameras [10], homeland secu-
rity [11], satellite based imaging [12], unmanned aerial ve-
hicles [13], automotive [14], multimedia wireless sensor net-
works [15], the solution of partial differential equations [16]
etc.
A particular class of fast algorithms is constituted by
the arithmetic transforms. An arithmetic transform is
an algorithm for low-complexity computation of a given
trigonometric transform, based on number-theoretical re-
∗N. Rajapaksha and A. Madanayake are with the Department
of Electrical and Computer Engineering, The University of Akron,
Akron, OH, USA. E-mail: {ntr3,arjuna}@uakron.edu
†R. J. Cintra is with the Signal Processing Group, Departamento
de Estat´ıstica, Universidade Federal de Pernambuco, Recife, PE,
Brazil. E-mail: rjdsc@ieee.org
‡J. Adikari is with the Elliptic Technologies Inc., Ottawa, ON,
Canada. E-mail: jithra.adikari@gmail.com
§V. S. Dimitrov are with the Department of Electrical and Com-
puter Engineering, University of Calgary, Calgary, AB, Canada. E-
mail: vdvsd103@gmail.com
sults. A prominent example is the arithmetic Fourier trans-
form (AFT) proposed by Reed et al. [17, 18]. The AFT
allows multiplication-free calculation of Fourier coefficients
using number-theoretic methods and non-uniformly sam-
pled inputs. A feature of the AFT is its suitability for
parallel implementation [17, 18].
Recently, an arithmetic transform method for the com-
putation of the DCT, called the arithmetic cosine trans-
form (ACT) was proposed in [19]. The ACT can provide a
multiplication-free framework and leads to the exact com-
putation of the DCT—provided that the input signal has
null-mean and is non-uniformly sampled [19]. The compu-
tational gains of the ACT are only possible when its pre-
scribed non-uniformly sampled data is available.
Classically the required non-uniform samples are derived
by means of interpolation over uniformly sampled data [19].
Such interpolation implies a computational overhead. An-
other aspect of the ACT is that, for arbitrary input sig-
nal, it requires the computation of the input signal mean
value [19]. Usually, the mean value is computed from uni-
formly sampled data [19]. In fact, this dependence on uni-
formly sampled data has been precluding the implementa-
tion of the ACT based exclusively on non-uniformly sam-
pled data.
On the other hand, the requirement for non-uniform sam-
ples can be satisfied when spatial input signals are consid-
ered. In spatial signal processing, non-uniformly sampled
signals can be directly obtained, without interpolation us-
ing a non-uniform placement of sensors [20, 7]. This moti-
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vates the search for architectures which could solely rely on
non-uniformly sampled inputs.
In this paper we address two main problems: (i) the
proposition of a method to obtain the mean value of a given
input signal from its non-uniform samples as prescribed by
the ACT and (ii) the introduction of efficient architectures
for calculation of the 8-point DCT based on the ACT, op-
erating on non-uniformly sampled data only. This leads to
designs with low computational complexity. Having ACT
architectures that compute 1-D DCT can be utilized as a
building block to implement such 2-D DCT architectures
that take inputs from sensors placed on a non uniform grid.
Two architectures based on the ACT are sought, being re-
ferred as Architectures I and II. Architecture I provides the
hardware implementation of the ACT algorithm proposed
in [19], and calculates the DCT with exact precision for
null mean 8-point sequences. The proposed Architecture I
is designed to require only additions and multiplications by
integers. Thus, no source of intrinsic computation error is
present, such as rounding-off and truncation. Therefore,
area consuming hardware multipliers are not necessary. We
propose Architecture II that implements the novel modi-
fied ACT algorithm for DCT calculation of arbitrary, non-
null-mean input signals, using 11 hardware multiplications.
Both architectures require only non-uniformly sampled in-
puts.
This paper unfolds as follows. In Section 2, the funda-
mental mathematical operations of the ACT are briefly de-
scribed. Section 3 details how to compute the mean value
from non-uniformly sampled data and provides a matrix
formalism for the 8-point ACT. In Section 4 the proposed
architectures are detailed. Section 5 brings the implemen-
tation results as well as comparisons with competing struc-
tures. Conclusions and final remarks are furnished in Sec-
tion 6.
2 The arithmetic cosine transform
The usual input sequence to the DCT can be consid-
ered as uniform samples of a continuous input signal v(t).
This results in an N -point column vector v = {vn}N−1n=0
which has its DCT denoted by the N -point column vec-
tor V = {Vk}N−1k=0 . To calculate V, the ACT algorithm
requires non-uniformly sampled points of the continuous in-
put signal v(t) [19]. These points are given by
r =
2mN
k
− 1
2
,
where k = 1, 2, . . . , N − 1, and m = 0, 1, . . . , k − 1 [19]. We
can define the set R as:
R = {Set of all values of r} (1)
It is important to notice that the values of r are not neces-
sarily integer. In fact, they are expected to be fractional.
If the signal of interest has zero mean, then the ACT
algorithm can be used to calculate the DCT coefficients as
follows. First, let the ACT averages Sk, k = 1, 2, . . . , N−1,
of the non-uniform sampled inputs be defined as [19]:
Sk ,
1
k
k−1∑
m=0
v2mN
k
− 1
2
, k = 1, 2, . . .N − 1. (2)
The ACT averages can be employed to computed DCT co-
efficients according to [19]:
Vk =
√
N
2
⌊N−1k ⌋∑
l=1
µ(l) · Skl, k = 1, 2, . . . , N − 1, (3)
where µ(·) is the Mo¨bius function [17, 18, 19]. The deriva-
tion of the ACT [19] utilizes the Mo¨bius inversion for-
mula. Because the Mo¨bius function values are limited to
{−1, 0,+1}, (3) results in no additional multiplicative com-
plexity.
In practice, input sequences are not always null mean,
therefore a correction term is necessary to (3). In [19] an
expression suitable for the non-null mean signals is given
as:
Vk =
√
N
2
⌊N−1k ⌋∑
l=1
µ(l) · Skl −
√
N
2
v¯ ·M
(⌊
N − 1
k
⌋)
, (4)
where M(n) ,
∑n
m=1 µ(m) is the Mertens function [19]
and v¯ is the mean value of the uniformly sampled input
sequence.
3 Proposed Algorithm with Only
Non-uniformly Sampled Inputs
3.1 Mean Value Calculation
Although (4) leads to the DCT coefficients of non-null mean
input signals, it requires the knowledge of quantity v¯, which
could be calculated straightforwardly from the N uniform
samples in v. Since uniform samples are not available, v¯
should be directly calculated from non-uniform samples.
The non-uniform samples are related to the uniform sam-
ples according to the interpolation scheme given by [19]:
vr =
N−1∑
n=0
wn(r) · vn, r ∈ R, (5)
where wn(r) is the interpolation weight function expressed
by
wn(r) =
1
2N
[
DN−1
( pi
N
(n+ r + 1)
)
+
DN−1
( pi
N
(n− r)
) ]
, n = 0, 1, . . . , N − 1,
and
DN (x) =
sin((N + 1/2)x)
sin(x/2)
2
denotes the Dirichlet kernel [21, p. 312]. Here, the set R is
defined in (1). More compactly, (5) can be put in matrix
form. Indeed, we can write vr = W ·v, where vr = [vr]r∈R
is a column vector containing the required non-uniform
samples, and W = {wn(r)}, n = 0, 1, . . . , N − 1, r ∈ R,
is the implied interpolation matrix.
For the particular case of the 8-point ACT, the follow-
ing 10 non-uniform sampling instants are required [19]:
r ∈ R =
{
−1
2
,
25
14
,
13
6
,
27
10
,
7
2
,
57
14
,
29
6
,
59
10
,
89
14
,
15
2
}
. (6)
Moreover, matrix W is found to possess full column rank.
Thus, its Moore-Penrose pseudo-inverse W+ is the left in-
verse of W [22, p. 93]. Therefore, we obtain
v = W+ · vr.
Consequently, the mean value of v can be determined ex-
clusively from the non-uniform samples, according to:
v¯ =
1
8
w · vr, (7)
where w is the 8-point vector of the sums of each column
of W+. Scaled vector w/8 has constant elements given by:
1
8
w
⊤ =


0.131763492716950
0.498388117552161
−0.313306526814540
0.018837637958148
0.389746948996966
−0.178465262210960
0.166302458810496
0.269801852271683
−0.131541981375149
0.148473262094246


,
were the superscript ⊤ denotes the transposition operation.
3.2 Matrix Factorization of ACT
In view of (2) and (7), (4) can be interpreted as the sought
relation between V and vr. Thus, we can consider a trans-
formation matrix T relating these two vectors. Notice
that T is not a square matrix. Since k = 1, 2, . . . , N − 1,
the size of T is (N − 1) × |R|, where |R| is the number of
elements of R. This transformation matrix returns all the
DCT components, except the zeroth one, according to:
[
V1 V2 · · · VN−1
]⊤
= T · vr.
Notice that V0 =
√
N · v¯.
For N = 8, matrix T has size 7×10 and admits the fol-
lowing matrix factorization:
T = 2 ·Mo ·D1 · S+Me ·W+, (8)
where
Mo =


1 −1 −1 0 −1 1 −1
0 1 0 −1 0 −1 0
0 0 1 0 0 −1 0
0 0 0 1 0 0 0
0 0 0 0 1 0 0
0 0 0 0 0 1 0
0 0 0 0 0 0 1


,
D1 =


1 0 0 0 0 0 0
0 12 0 0 0 0 0
0 0 13 0 0 0 0
0 0 0 14 0 0 0
0 0 0 0 15 0 0
0 0 0 0 0 16 0
0 0 0 0 0 0 17


,
S =


1 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 1
1 0 0 0 0 0 2 0 0 0
1 0 0 0 2 0 0 0 0 1
1 0 0 2 0 0 0 2 0 0
1 0 2 0 0 0 2 0 0 1
1 2 0 0 0 2 0 0 2 0


,
and Me is the implied matrix by the Mertens function
in (4). This last matrix is furnished by
Me =


1
2 0 0 0 0 0 0
0 14 0 0 0 0 0
0 0 0 0 0 0 0
0 0 0 − 14 0 0 0
0 0 0 0 − 14 0 0
0 0 0 0 0 − 14 0
0 0 0 0 0 0 − 14


· 17,
where 17 is the 7×7 matrix of ones.
In (8), matrix D1 and S are related to (2). Matrix Mo
contains the values of the Mo¨bius functions as required
in (3). The second term in the right-hand side of (8) ac-
counts for the Mertens functions and the mean value calcu-
lation as required in (4) and (7).
4 VLSI Architectures
In this section, above discussed methods are employed to
furnish two novel low complexity architectures, which take
only non-uniformly sampled inputs. Integer multiplica-
tions, which are exact in nature, are realized using simple
shift-add structures. The designs are fully pipelined by ju-
dicious insertion of registers at internal nodes, leading to
low critical path delay at the cost of latency.
4.1 Architecture I
The ACT expressions for null mean signals in (2) and (3)
can be implemented for N = 8 as shown in Fig. 1(a).
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Table 1: Computational complexity of proposed Architec-
ture I and Architecture II.
Architecture I Architecture II
Constant
multipliers
0 11
Two-input Adders 36 54
We refer to this design as Architecture I. The 8-point null
mean ACT block admits the 10 non-uniformly sampled in-
puts corresponding to (6). Constant multiplications by two
are implemented as left-shift operations; and the fractional
constant multipliers 1/2, 1/3, 1/4, . . . are converted to inte-
gers by scaling them by the least common multiple of their
denominators: 420. The integer constant multipliers can
be implemented as Booth encoded shift-and-add structures
making the architecture multiplier free, and the outputs of
the block are scaled by 420 ·
√
2/N = 210. This archi-
tecture is useful in applications that have null mean input
sequences, and can be implemented with very low compu-
tational and area complexity.
4.2 Architecture II
The proposed method in Section 3 for the computation of v¯
from the non-uniformly sampled 10-point signal can be im-
plemented as shown in Fig. 1(b). We will refer to it as the
mean calculation block, which computes (7). The correc-
tion term associated to the Mertens function required in (4)
is shown in Fig. 2(a). A combination of (i) this particular
block, (ii) the Architecture I block, and (iii) the mean cal-
culation block yields the proposed Architecture II as shown
in Fig. 2(b).
Note that calculation of the DCT coefficients using the
null mean ACT block can also be achieved by subtracting
the mean v¯ from its inputs. However, Architecture II has a
lower computational complexity when compared to such al-
ternative. Computation complexity of both Architecture I
and Architecture II are listed in Table 1 in terms of constant
multipliers and two-input adders. Integer constant multipli-
cations are implemented as shift-and-add structures, there-
fore are not counted as multipliers. Note that the adder
count also include the adders required for the Booth en-
coded structures.
5 Implementation and Results
5.1 FPGA Implementation
We implemented both architectures described in the pre-
vious section. These architectures were tested on Xilinx
Virtex-6 XC6VLX240T FPGA using the stepped hardware
co-simulation feature in ML605 evaluation platform. They
were also fully pipelined to achieve the maximum through-
put. Word-length is L at the inputs, which are assumed
to be in the range [−1, 1]. Throughout the fixed point im-
plementation the word-length increases to avoid overflow.
Depending on the particular quantization point, the actual
allocated word-length is given by L+∆L, where the values
Table 2: Fixed point word-length increase ∆L at each quan-
tization point of the ACT signal flow graph. Fixed point
word-length is L+∆L
Architecture I Architecture II
Points ∆L Points ∆L
1–10 0 36–55 0
11–18 2 56 1
19–22, 24 3
57, 59, 61,
62
13
23 1 58 11
25, 26, 31 10 60 14
27, 32, 34 12 63–66 12
28–30 11
33, 35 13
of ∆L are listed in Table 2 for both proposed architectures.
The referred quantization points are shown in Fig. 1 and
Fig. 2. The number of fractional bits are maintained con-
stant throughout the design and is equal to L− 1.
Accuracy of the results from Architectures I and II were
tested with varying values of L by using average percentage
error and peak signal to noise ratio (PSNR) as figures of
merit. Adopted figures of merit employed the DCT coef-
ficients calculated from the floating point implementation
of the DCT available in Matlab as reference. Results given
in Table 3 are taken from the simulation of Architectures I
and II using 104 random input signals. The reduction of
the input word-length L degrades the results furnished by
the considered figures of merit. However, for small word-
lengths, the errors incurred are tolerable for most applica-
tions.
Table 4 shows the resource utilization, power consump-
tion and operational frequency on the Xilinx Virtex-6
XC6VLX240T FPGA device for input fixed point word-
lengths (L) 8 and 12. Information about the Xilinx FPGA
resources that are listed in Table 4 including slices, slice
FFs and 4-input look-up tables (LUTs) can be found in
the device datasheet. Architecture I is multiplier-free and
possesses the lower complexity, but it is only suitable for
null mean signals. To remove the dependence of power
consumption to operating frequency the normalized power
metric (dynamic power normalized to operating frequency)
is given in Table 4. The total power consumption in the
FPGA is dominated by the static power since both archi-
tectures only occupied roughly 1% of the available area.
5.2 ASIC Synthesis Results
The proposed architecture Architecture I and II are synthe-
sized for application specific integrated circuits (ASIC) us-
ing the Cadence RTL Compiler for 45 nm technology. The
freePDK45 standard-cell library is used in synthesis with
optimization goal set to maximize the speed. Our synthe-
sis was performed at operating voltage of 1.1 V. The area,
power, operational frequency, and normalized power met-
ric (dynamic power normalized to operating frequency and
square of the supply voltage) for the ASIC synthesis are
4
(a) Architecture I (b) Mean calculation block
Figure 1: (a) Null mean ACT and (b) mean calculation block.
(a) Mertens correction block (b) Non-null mean ACT
Figure 2: Architecture II: Non-null mean DCT calculation using the Mertens correction block.
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Table 3: Average percentage error and average peak signal to noise ratio (PSNR) of ACT implementations with fixed
point input word-length L, when tested with 10,000 input vectors
L
Architecture I Architecture II
% error PSNR (dB) % error PSNR (dB)
8 4.594× 10−1 50.3 2.262× 10−1 38.8
12 1.977× 10−2 74.3 2.149× 10−1 63.0
16 −1.840× 10−3 98.4 −1.550× 10−2 87.1
20 2.943× 10−4 122.4 2.565× 10−3 110.8
24 −1.001× 10−5 145.6 9.462× 10−6 135.4
28 1.167× 10−6 170.6 3.137× 10−6 159.4
32 −2.274× 10−8 194.7 3.207× 10−7 183.4
Table 4: Speed of operation resource utilization and power consumption of the XC6VLX240T FPGA device used for
input fixed point word-lengths L and for Architectures I and II
Architecture
tested
Fixed
point
word-
length
(L)
Slices
Slice
FF
Slice
LUTs
Dyn.
power
(W)
Op. freq.
(MHz)
Norm.
power
(W/MHz)
Architecture
I
8 263 (1%)
930
(1%)
756
(1%)
1.37 500 2.74× 10−3
12 329 (1%)
1205
(1%)
1019
(1%)
1.16 333.33 3.49× 10−3
Architecture
II
8 443 (1%)
1276
(1%)
1386
(1%)
0.54 166.66 3.22× 10−3
12 495 (1%)
1678
(1%)
1639
(3%)
0.53 133.33 3.97× 10−3
presented in Table 5.
Table 6 shows the comparison of results between proposed
ACT Architectures I and II and other published 8-point
DCT implementations. Ideally, a fair comparison requires
all implementations to be of the same process, operating
frequency, and supply voltage. However, the published lit-
erature contains varying technology and operational condi-
tions. Hence in Table 6 a normalized power consumption
value is given, where the power consumption is normalized
to the corresponding operational frequency and square of
supply voltage. From the normalized power consumption
given in Table 6 it’s apparent that the proposed architec-
tures consume lower power than architectures in [23],[24]
and [25]. We emphasize that the proposed Architecture I
has the distinct advantage of having exact computation.
Thus approximate DCT methods as suggested in [26, 27]
were not taken into consideration for comparison purposes.
6 Conclusions
The ACT algorithm is suitable for calculating the 8-point
DCT coefficients exactly using only adders and integer con-
stant multiplications, also with low computational complex-
ity. ACT architectures for null mean inputs as well as for
non-null mean inputs are proposed, implemented and tested
on Xilinx Virtex-6 XC6VLX240T FPGA. The average per-
centage error and PSNR were adopted as figures of merit
to assess the measured results. Results show that even for
lower fixed point word-lengths, the implementations lead
to acceptable margins of error. The resource utilization
for various fixed point implementations indicate a trade-off
between accuracy and device resources (chip area, speed,
and power). It is the first step towards new research on
low power and low complexity computation of the DCT by
means of the recently proposed ACT.
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